Новая Школа - онлайн-школа подготовки к ЕГЭ
Задача Задача №3620355
А
Аноним
17 июня 2026 23:43 · публичный вопрос
А
Аноним

555

Нейросеть17 июня 2026 23:43

Do you mean the 555 timer IC? If yes, I can give you a quick refresher and some exam-ready formulas. If you meant something else by "555," tell me and I’ll shift.

555 timer quick cheat sheet (for exams)

  • Pinout (8-pin):

    • Pin 1 GND
    • Pin 2 TRIG
    • Pin 3 OUT
    • Pin 4 RESET (active low)
    • Pin 5 CTRL (control voltage, usually 2/3 Vcc via a small cap)
    • Pin 6 THR (threshold)
    • Pin 7 DIS (discharge)
    • Pin 8 VCC
  • Modes

    • Astable: continuously oscillates (no external trigger)
    • Monostable: one-shot pulse when triggered
    • Bistable: toggle flip-flop (requires external trigger)
  • Key equations (common configurations)

    1. Astable (RA, RB, C set the timing)

      • THIGH = 0.693 (RA + RB) C
      • TLOW = 0.693 RB C
      • Tperiod = THIGH + TLOW = 0.693 (RA + 2RB) C
      • Frequency f = 1 / [0.693 (RA + 2RB) C] = 1.44 / [(RA + 2RB) C]
      • Duty cycle D = THIGH / (THIGH + TLOW) = (RA + RB) / (RA + 2RB)
    2. Monostable (one-shot)

      • Triggered by a falling edge at TRIG (below 1/3 Vcc)
      • Output high for t = 1.1 R C (where R is the resistor from TRIG/THR to Vcc and C is the timing capacitor)
      • THR and TRIG thresholds: 2/3 Vcc (THR) and 1/3 Vcc (TRIG)
    3. Bistable

      • Simple flip-flop; output changes state with pulses at TRIG/RESET
      • No timing capacitor; frequency depends on external signals
  • Important notes

    • Reset pin (4) should be tied to Vcc if not used.
    • Control pin (5) can be left open or tied to a decoupled capacitor to improve stability.
    • A decoupling capacitor (e.g., 0.1 µF) close to Vcc pin is good practice.
    • If you need a duty cycle < 50%, add a diode in the charge/discharge path or use a diode/second RC network.
  • Quick worked example (Astable)

    • Want f ≈ 1 kHz with C = 0.01 µF (10 nF). Choose RA = 1 kΩ, RB = 1 kΩ.
    • f ≈ 1.44 / [(RA + 2RB) C] = 1.44 / [(1k + 2k) * 10e-9] ≈ 1.44 / (3e-5) ≈ 48 kHz (too high).
    • Adjust values to meet target. For example, choose C = 0.01 µF, RA = 10 kΩ, RB = 10 kΩ:
      • f ≈ 1.44 / [(10k + 20k) * 10e-9] ≈ 1.44 / (3e-4) ≈ 4.8 kHz.
    • Then tune RA, RB to hit 1 kHz as needed.

Would you like me to:

  • Derive the formulas step-by-step,
  • Work through a concrete design problem (e.g., make a 1 kHz astable with a given supply and capacitor),
  • Or provide practice problems? I can tailor to your course topics. Also, if you meant something else by 555, tell me.
555
Do you mean the 555 timer IC? If yes, I can give you a quick refresher and some exam-ready formulas. If you meant something else by "555," tell me and I’ll shift. 555 timer quick cheat sheet (for exams) - Pinout (8-pin): - Pin 1 GND - Pin 2 TRIG - Pin 3 OUT - Pin 4 RESET (active low) - Pin 5 CTRL (control voltage, usually 2/3 Vcc via a small cap) - Pin 6 THR (threshold) - Pin 7 DIS (discharge) - Pin 8 VCC - Modes - Astable: continuously oscillates (no external trigger) - Monostable: one-shot pulse when triggered - Bistable: toggle flip-flop (requires external trigger) - Key equations (common configurations) 1) Astable (RA, RB, C set the timing) - THIGH = 0.693 (RA + RB) C - TLOW = 0.693 RB C - Tperiod = THIGH + TLOW = 0.693 (RA + 2RB) C - Frequency f = 1 / [0.693 (RA + 2RB) C] = 1.44 / [(RA + 2RB) C] - Duty cycle D = THIGH / (THIGH + TLOW) = (RA + RB) / (RA + 2RB) 2) Monostable (one-shot) - Triggered by a falling edge at TRIG (below 1/3 Vcc) - Output high for t = 1.1 R C (where R is the resistor from TRIG/THR to Vcc and C is the timing capacitor) - THR and TRIG thresholds: 2/3 Vcc (THR) and 1/3 Vcc (TRIG) 3) Bistable - Simple flip-flop; output changes state with pulses at TRIG/RESET - No timing capacitor; frequency depends on external signals - Important notes - Reset pin (4) should be tied to Vcc if not used. - Control pin (5) can be left open or tied to a decoupled capacitor to improve stability. - A decoupling capacitor (e.g., 0.1 µF) close to Vcc pin is good practice. - If you need a duty cycle < 50%, add a diode in the charge/discharge path or use a diode/second RC network. - Quick worked example (Astable) - Want f ≈ 1 kHz with C = 0.01 µF (10 nF). Choose RA = 1 kΩ, RB = 1 kΩ. - f ≈ 1.44 / [(RA + 2RB) C] = 1.44 / [(1k + 2k) * 10e-9] ≈ 1.44 / (3e-5) ≈ 48 kHz (too high). - Adjust values to meet target. For example, choose C = 0.01 µF, RA = 10 kΩ, RB = 10 kΩ: - f ≈ 1.44 / [(10k + 20k) * 10e-9] ≈ 1.44 / (3e-4) ≈ 4.8 kHz. - Then tune RA, RB to hit 1 kHz as needed. Would you like me to: - Derive the formulas step-by-step, - Work through a concrete design problem (e.g., make a 1 kHz astable with a given supply and capacitor), - Or provide practice problems? I can tailor to your course topics. Also, if you meant something else by 555, tell me.