Новая Школа - онлайн-школа подготовки к ЕГЭ
Задача Задача №3620622
А
Аноним
18 июня 2026 00:53 · публичный вопрос
А
Аноним

555

Ответ нейросети
18 июня 2026 00:53

Do you mean the 555 timer IC? If so, here’s a quick refresher you can use for exams. If you meant something else by “555,” tell me.

What it is

  • An 8-pin timer IC with two comparators and a flip-flop plus a discharge transistor. Used as a timer or oscillator.

Key pins (typical)

  • Pin 1: Ground
  • Pin 2: Trigger
  • Pin 3: Output
  • Pin 4: Reset
  • Pin 5: Control (CV, often 2/3 Vcc; can add a capacitor to ground)
  • Pin 6: Threshold
  • Pin 7: Discharge
  • Pin 8: Vcc

Modes

  • Monostable (one-shot): A trigger pulse on pin 2 starts the timer. Output goes high for a period T and then returns low.
    • Common formula: T ≈ 1.1 × R × C
    • R and C are chosen from the resistor(s) and capacitor connected to pins 7, 6, and 2/3.
  • Astable (free-running): The timer continuously oscillates without triggers.
    • Common formulas (standard configuration with R1 between Vcc and discharge, R2 between discharge and capacitor):
      • f ≈ 1.44 / [(R1 + 2R2) × C]
      • High time TH ≈ 0.693 × (R1 + R2) × C
      • Low time TL ≈ 0.693 × R2 × C
      • Duty cycle = TH / (TH + TL) = (R1 + R2) / (R1 + 2R2)

Quick example

  • R1 = 1 kΩ, R2 = 10 kΩ, C = 100 nF
    • f ≈ 1.44 / [(1k + 2×10k) × 100 nF] ≈ 687 Hz
    • TH ≈ 0.693 × (1k + 10k) × 100 nF ≈ 0.762 ms
    • TL ≈ 0.693 × 10k × 100 nF ≈ 0.693 ms

Tips

  • If you need a 50% duty cycle, you can swap in a diode across R2 (or use a dual-resistor network) to separate charge and discharge paths.
  • For low-power designs, consider CMOS versions (e.g., LMC555) or a 7555.
  • Control voltage pin (5) lets you vary the threshold reference; you can modulate frequency or duty cycle if needed.

Would you like me to tailor this to a specific exam problem (e.g., design a 1 kHz astable with given Vcc, pick R1, R2, C) or walk through a derivation? Or did you mean something else by “555”?