Новая Школа - онлайн-школа подготовки к ЕГЭ
Задача Задача №3620842
А
Аноним
18 июня 2026 01:58 · публичный вопрос
А
Аноним

555

Ответ нейросети
18 июня 2026 01:58

Do you mean the 555 timer IC? If yes, here’s a quick exam-prep refresher. If you meant something else by “555,” tell me and I’ll adjust.

Key facts

  • 555 timer is a versatile timer/oscillator built around comparators, a flip-flop, and a discharge transistor.
  • Pinout (typical NE/LM/TC555 in 8-pin DIP):
    • 1: GND
    • 2: Trigger
    • 3: Output
    • 4: Reset
    • 5: Control (usually with a 0.01 µF cap to ground)
    • 6: Threshold
    • 7: Discharge
    • 8: Vcc
  • Reset (pin 4) must be held high for normal operation.

Modes

  1. Astable (free-running oscillator)
  • No external trigger needed.
  • Connections: RA between Vcc and Discharge (pin 7), RB between Discharge (pin 7) and Threshold/Trigger node, C from Threshold (pin 6) to ground.
  • Formulas:
    • Thigh (output high duration) = 0.693 × (RA + RB) × C
    • Tlow (output low duration) = 0.693 × RB × C
    • Frequency f = 1 / [0.693 × (RA + 2RB) × C]
    • Duty cycle D = (RA + RB) / (RA + 2RB)
  • Example: RA = 1 kΩ, RB = 10 kΩ, C = 100 nF
    • f ≈ 1 / [0.693 × (1k + 2×10k) × 100 nF] ≈ 686 Hz
  1. Monostable (one-shot)
  • Trigger (pin 2) goes below 1/3 Vcc to start the timing.
  • Configuration: a resistor R from Vcc to Discharge (pin 7) and a timing capacitor C from Threshold/Trigger node to ground (plus the usual wiring).
  • Output goes high for a time T:
    • T ≈ 1.1 × R × C
  • Example: R = 1 kΩ, C = 1 µF → T ≈ 1.1 ms
  • Reset must be high, and Control (pin 5) is often decoupled with a small cap for stability.
  1. Bistable (toggle latch)
  • Acts like a flip-flop; you use separate trigger and reset to set/reset the output.
  • Not as common for simple oscillators.

Important design notes

  • Control voltage at pin 5 is normally 2/3 Vcc; a cap (≈0.01 µF) to ground helps noise immunity.
  • The output can source/sink limited current; if you need more drive, add a transistor/driver stage.
  • The internal comparators trip at 1/3 Vcc and 2/3 Vcc, which is why you often see the R–C network connected to those reference thresholds.

Quick practice ideas

  • Given RA, RB, C, compute f, Th, Tl for an astable circuit.
  • Given R and C in a monostable, estimate the output pulse width.
  • If you need a specific frequency or pulse width, solve the relevant formula for the component you’re allowed to vary.

Want me to generate a few practice problems or walk through a specific circuit you’re studying?