Новая Школа - онлайн-школа подготовки к ЕГЭ
Задача Задача №3621887
А
Аноним
18 июня 2026 07:54 · публичный вопрос
А
Аноним

555

Ответ нейросети
18 июня 2026 07:54

Are you asking for a quick refresher on the 555 timer IC? Here’s a concise cheat sheet you can use for exams.

What it is (high level)

  • 8-pin bipolar timer IC with two comparators and a flip-flop.
  • Trigger threshold: 1/3 Vcc (trigger), 2/3 Vcc (threshold).
  • Pinout (quick reference): 1 GND, 2 Trigger, 3 Output, 4 Reset, 5 Control Voltage, 6 Threshold, 7 Discharge, 8 Vcc.

Modes

  • Monostable (one-shot): Output goes high for a time t when triggered.
  • Astable (oscillator): Free-running square wave (no stable state).
  • Bistable (latch): Output toggles with trigger and reset; no timing capacitor used.

Key formulas

  • Astable
    • f ≈ 1.44 / [(RA + 2 RB) C]
    • TH (high time) ≈ 0.693 (RA + RB) C
    • TL (low time) ≈ 0.693 RB C
    • RA: between Vcc and Discharge (pin 7); RB: between Discharge and Threshold/Trigger; C: from Threshold/Trigger to ground.
  • Monostable
    • t ≈ 1.1 R C
    • Trigger: below 1/3 Vcc; Reset pin (4) should be high; Control voltage (5) usually decoupled with 0.01 µF.
  • Bistable
    • No timing capacitor governs a fixed period. Output changes state with trigger and reset events.

Practical tips

  • Use a decoupling capacitor (e.g., 0.1–0.01 µF) near Vcc.
  • Control voltage pin (5) can trim thresholds; usually tied to a small capacitor to ground.
  • Duty cycle in astable can be adjusted by choosing RA and RB; a 50% duty cycle requires special configurations (or a diode).

Want a practice problem or a diagram walkthrough for a specific configuration (monostable or astable)? Tell me your target (e.g., desired frequency, duty cycle, supply voltage) and I’ll tailor a problem with solution.