Новая Школа - онлайн-школа подготовки к ЕГЭ
Задача Задача №3622334
А
Аноним
18 июня 2026 09:07 · публичный вопрос
А
Аноним

555

Нейросеть18 июня 2026 09:07

Do you mean the 555 timer IC, or something else with the number 555? If you’re studying for exams, here’s a quick refresher on the 555 timer in case that’s what you want.

Quick recap: 555 timer IC

  • Pinout (DIP-8)

    • Pin 1: GND
    • Pin 2: Trigger
    • Pin 3: Output
    • Pin 4: Reset (active low)
    • Pin 5: Control Voltage
    • Pin 6: Threshold
    • Pin 7: Discharge
    • Pin 8: VCC
  • Modes

    • Astable: continuously generates a square wave (no external trigger needed)
    • Monostable: one-shot pulse on each trigger
    • Bistable (Schmitt-trigger style): acts as a flip-flop with set/reset pulses
  • Astable configuration (typical)

    • Connections:
      • RA between VCC and Discharge (pin 7)
      • RB between Discharge (pin 7) and the capacitor node
      • The capacitor C from the node to ground
      • Threshold (pin 6) and Trigger (pin 2) both connected to that capacitor node
    • Key formulas:
      • f ≈ 1.44 / [(RA + 2 RB) C]
      • t_high ≈ 0.693 (RA + RB) C
      • t_low ≈ 0.693 RB C
      • Duty cycle ≈ (RA + RB) / (RA + 2 RB)
    • Tips:
      • Use a small decoupling cap on VCC (e.g., 0.1 µF)
      • Put a 0.01–0.1 µF capacitor on Control (pin 5) to reduce noise
      • Reset (pin 4) should be tied to VCC if not used
      • Good practice: add a pull-down or Schmitt trigger on triggers if needed to avoid false triggering
  • Monostable configuration (one-shot)

    • Typical connections: threshold (pin 6) and trigger (pin 2) connected to the RC node; resistor R from VCC to the node; capacitor C from node to ground; discharge (pin 7) used to reset the capacitor when the pulse ends
    • Pulse width:
      • t ≈ 1.1 R C
    • Triggering: a negative-going pulse on Trigger (pin 2) starts the timing; Reset must be high
    • Notes:
      • As with astable, add decoupling caps and consider a small pull-up on Reset
  • Common exam problems

    • Design an astable with f ≈ 1 kHz using C = 100 nF. Solve for RA and RB:
      • (RA + 2 RB) = 1.44 / (f C) = 1.44 / (1000 × 100 nF) = 1.44 / 0.0001 = 14,400 Ω
      • Pick e.g., RB = 3 kΩ → RA ≈ 14.4k − 2×3k = 8.4k
      • Check practical resistor values and jitter; adjust as needed
    • Given a desired pulse width t = 2 ms with C = 10 µF, pick R ≈ t / (1.1 C) ≈ 2 ms / (1.1 × 10 µF) ≈ 181 Ω (round to a standard value) and verify actual timing

If you meant something else by “555” (e.g., the number itself, math problems, or another context), tell me and I’ll tailor the notes. Would you like a couple of practice problems with full solutions, or a quick diagram from memory?

555
Do you mean the 555 timer IC, or something else with the number 555? If you’re studying for exams, here’s a quick refresher on the 555 timer in case that’s what you want. Quick recap: 555 timer IC - Pinout (DIP-8) - Pin 1: GND - Pin 2: Trigger - Pin 3: Output - Pin 4: Reset (active low) - Pin 5: Control Voltage - Pin 6: Threshold - Pin 7: Discharge - Pin 8: VCC - Modes - Astable: continuously generates a square wave (no external trigger needed) - Monostable: one-shot pulse on each trigger - Bistable (Schmitt-trigger style): acts as a flip-flop with set/reset pulses - Astable configuration (typical) - Connections: - RA between VCC and Discharge (pin 7) - RB between Discharge (pin 7) and the capacitor node - The capacitor C from the node to ground - Threshold (pin 6) and Trigger (pin 2) both connected to that capacitor node - Key formulas: - f ≈ 1.44 / [(RA + 2 RB) C] - t_high ≈ 0.693 (RA + RB) C - t_low ≈ 0.693 RB C - Duty cycle ≈ (RA + RB) / (RA + 2 RB) - Tips: - Use a small decoupling cap on VCC (e.g., 0.1 µF) - Put a 0.01–0.1 µF capacitor on Control (pin 5) to reduce noise - Reset (pin 4) should be tied to VCC if not used - Good practice: add a pull-down or Schmitt trigger on triggers if needed to avoid false triggering - Monostable configuration (one-shot) - Typical connections: threshold (pin 6) and trigger (pin 2) connected to the RC node; resistor R from VCC to the node; capacitor C from node to ground; discharge (pin 7) used to reset the capacitor when the pulse ends - Pulse width: - t ≈ 1.1 R C - Triggering: a negative-going pulse on Trigger (pin 2) starts the timing; Reset must be high - Notes: - As with astable, add decoupling caps and consider a small pull-up on Reset - Common exam problems - Design an astable with f ≈ 1 kHz using C = 100 nF. Solve for RA and RB: - (RA + 2 RB) = 1.44 / (f C) = 1.44 / (1000 × 100 nF) = 1.44 / 0.0001 = 14,400 Ω - Pick e.g., RB = 3 kΩ → RA ≈ 14.4k − 2×3k = 8.4k - Check practical resistor values and jitter; adjust as needed - Given a desired pulse width t = 2 ms with C = 10 µF, pick R ≈ t / (1.1 C) ≈ 2 ms / (1.1 × 10 µF) ≈ 181 Ω (round to a standard value) and verify actual timing If you meant something else by “555” (e.g., the number itself, math problems, or another context), tell me and I’ll tailor the notes. Would you like a couple of practice problems with full solutions, or a quick diagram from memory?