Новая Школа - онлайн-школа подготовки к ЕГЭ
Задача Задача №3622405
А
Аноним
18 июня 2026 09:24 · публичный вопрос
А
Аноним

555

Ответ нейросети
18 июня 2026 09:24

Do you mean the 555 timer IC? If not, tell me what you want with "555" (math, Thai slang, etc.). If you mean the 555 timer, here’s a compact quick-reference you can use for exams.

Key facts

  • Internal: two comparators, a flip-flop, an output stage, and a discharge transistor (pin 7).
  • Pinout (common NE/LM versions):
    1. GND, 2) Trigger, 3) Output, 4) Reset, 5) Control, 6) Threshold, 7) Discharge, 8) Vcc

Operating modes

  • Monostable (one-shot): external trigger on pin 2 starts a timing interval; output goes high for t ≈ 1.1 R C, then returns low.
  • Astable (free-running): no external trigger; output continuously toggles high/low with periods determined by R1, R2, and C.
  • Bistable (Schmitt latch): acts as a latch; trigger and reset inputs set/reset the output.

Key equations

  • Astable
    • f ≈ 1 / [0.693 (R1 + 2R2) C]
    • Th (high time) ≈ 0.693 (R1 + R2) C
    • Tl (low time) ≈ 0.693 R2 C
    • Duty cycle D = Th / (Th + Tl) = (R1 + R2) / (R1 + 2R2)
  • Monostable
    • t ≈ 1.1 R C
    • Triggered by a negative-going pulse on pin 2; output goes high until the capacitor at pins 6/2 charges to 2/3 Vcc.
  • Supply range: typically 4.5 V to 15 V (most variants); power rails need decoupling (0.1 µF plus a larger cap).

Quick worked example (design an astable around 1 kHz)

  • Choose C = 100 nF (0.1 µF), R1 = 4.7 kΩ, R2 = 4.7 kΩ
  • f ≈ 1.44 / [(R1 + 2R2) C] = 1.44 / [(4.7k + 9.4k) × 100 nF] ≈ 1.03 kHz
  • Th ≈ 0.693 × (R1 + R2) × C ≈ 0.693 × 9.4k × 100 nF ≈ 0.651 ms
  • Tl ≈ 0.693 × R2 × C ≈ 0.693 × 4.7k × 100 nF ≈ 0.326 ms
  • Total ≈ 0.977 ms, close to 1 ms (≈1 kHz)

Practical tips

  • Add a small decoupling capacitor (e.g., 0.1 µF) between Vcc and GND near the IC.
  • Use non-polar (film/polyester) capacitors for timing when possible; electrolytics can be orientation-sensitive in timing paths.
  • For monostable, pin 5 (Control) can be decoupled with a 0.01–0.1 µF cap to reduce noise.
  • If you need a duty cycle < 50%, you’ll typically choose R1 > 0; for 50% you can use a diode across R2 to split charge/discharge paths.

Would you like a step-by-step worked problem on monostable or astable design, or a quick cheat sheet of formulas for exam-ready revision?